Datasheet4U Logo Datasheet4U.com

74LVC04AD - Hex inverter

Download the 74LVC04AD datasheet PDF. This datasheet also covers the 74LVC04A variant, as both devices belong to the same hex inverter family and are provided as variant models within a single manufacturer datasheet.

Description

The 74LVC04A is a hex inverter.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Features

  • Overvoltage tolerant inputs to 5.5 V.
  • Wide supply voltage range from 1.2 V to 3.6 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V.
  • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V.
  • Sp.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74LVC04A-nexperia.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC04A HEX BUFFERS Diodes
74LVC04A Low-Voltage CMOS Hex Inverter ON Semiconductor
74LVC04A LOW VOLTAGE CMOS HEX INVERTER STMicroelectronics
74LVC00A LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE STMicroelectronics
74LVC00A QUADRUPLE 2-INPUT NAND GATES Diodes

Other Datasheets by Nexperia

Part Number Description
74LVC04A Hex inverter
74LVC04A-Q100 Hex inverter
74LVC00A Quad 2-input NAND gate
74LVC00A-Q100 Quad 2-input NAND gate
74LVC00AD Quad 2-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC04A Hex inverter Rev. 13 — 8 February 2024 Product data sheet 1. General description The 74LVC04A is a hex inverter. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. 2. Features and benefits • Overvoltage tolerant inputs to 5.5 V • Wide supply voltage range from 1.2 V to 3.6 V • CMOS low power consumption • Direct interface with TTL levels • Complies with JEDEC standard: • JESD8-7A (1.65 V to 1.95 V) • JESD8-5A (2.3 V to 2.7 V) • JESD8-C/JESD36 (2.7 V to 3.