Datasheet4U Logo Datasheet4U.com

74HC166-Q100 - 8-bit parallel-in/serial out shift register

General Description

The 74HC166-Q100; 74HCT166-Q100 is an 8-bit serial or parallel-in/serial-out shift register.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 2.0 V to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Synchronous parallel-to-serial.

📥 Download Datasheet

Datasheet Details

Part number 74HC166-Q100
Manufacturer Nexperia
File Size 273.00 KB
Description 8-bit parallel-in/serial out shift register
Datasheet download datasheet 74HC166-Q100 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC166 8-bit parallel-in/serial-out shift register Philips
74HC166 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register Texas Instruments
74HC166D 8-Bit Shift Register Toshiba
74HC161 4-BIT SYNCHRONOUS BINARY COUNTERS Texas Instruments
74HC161 Presettable synchronous 4-bit binary counter Philips

Other Datasheets by Nexperia

Part Number Description
74HC166 8-bit parallel-in/serial out shift register
74HC166D 8-bit parallel-in/serial out shift register
74HC160 Presettable synchronous BCD decade counter
74HC160D Presettable synchronous BCD decade counter
74HC161 Presettable synchronous 4-bit binary counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC166-Q100; 74HCT166-Q100 8-bit parallel-in/serial out shift register Rev. 2 — 9 August 2021 Product data sheet 1. General description The 74HC166-Q100; 74HCT166-Q100 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and a serial output (Q7). When the parallel enable input (PE) is LOW, the data from D0 to D7 is loaded into the shift register on the next LOW-to-HIGH transition of the clock input (CP). When PE is HIGH, data enters the register serially at DS with each LOW-to-HIGH transition of CP. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of CP. A HIGH on CE disables the CP input.