Datasheet4U Logo Datasheet4U.com

74AHCT139-Q100 - Dual 2-to-4 line decoder/demultiplexer

Download the 74AHCT139-Q100 datasheet PDF. This datasheet also covers the 74AHC139-Q100 variant, as both devices belong to the same dual 2-to-4 line decoder/demultiplexer family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74AHC139-Q100; 74AHCT139-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7A.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +85 C and from 40 C to +125 C.
  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accept voltages higher than VCC.
  • Input levels:.
  • For 74AHC139-Q100: CMOS level.
  • For 74AHCT139-Q100: TTL level.
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74AHC139-Q100-nexperia.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74AHCT139 Dual 2-to-4 line decoder/demultiplexer NXP
74AHCT132 Quad 2-input NAND Schmitt trigger NXP
74AHCT138 3-to-8 line decoder/demultiplexer NXP
74AHCT138 3 TO 8 LINE DECODER DEMULTIPLEXER Diodes
74AHCT138S16 3 TO 8 LINE DECODER DEMULTIPLEXER Diodes

Other Datasheets by Nexperia

Part Number Description
74AHCT139 Dual 2-to-4 line decoder/demultiplexer
74AHCT139D Dual 2-to-4 line decoder/demultiplexer
74AHCT139PW Dual 2-to-4 line decoder/demultiplexer
74AHCT132 Quad 2-input NAND Schmitt trigger
74AHCT132-Q100 Quad 2-input NAND Schmitt trigger

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AHC139-Q100; 74AHCT139-Q100 Dual 2-to-4 line decoder/demultiplexer Rev. 1 — 5 June 2013 Product data sheet 1. General description The 74AHC139-Q100; 74AHCT139-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A. The 74AHC139-Q100; 74AHCT139-Q100 is a high-speed, dual 2-to-4 line decoder/demultiplexer. This device has two independent decoders. Each decoder accepts two binary weighted inputs (nA0 and nA1) and provides four mutually exclusive active LOW outputs (nY0 to nY3). Each decoder has an active LOW enable input (nE). When nE is HIGH, every output is forced HIGH. The enable input can be used as the data input for a 1-to-4 demultiplexer application.