Datasheet4U Logo Datasheet4U.com

74AHC273-Q100 - Octal D-type flip-flop

General Description

The 74AHC273-Q100; 74AHCT273-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7-A.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accept voltages higher than VCC.
  • Ideal buffer for MOS microcontroller or memory.
  • Common clock and master reset.
  • Input levels:.
  • For 74AHC273-Q100: CMOS level.
  • For 74AHCT273-Q100: TTL level.
  • E.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHC273 Octal D-type flip-flop NXP
74AHC244 Octal buffer/line driver NXP
74AHC244-Q100 Octal buffer/line driver NXP
74AHC245 Octal bus transceiver NXP
74AHC257 Quad 2-input multiplexer NXP

Other Datasheets by Nexperia

Part Number Description
74AHC273 Octal D-type flip-flop
74AHC273BQ Octal D-type flip-flop
74AHC273D Octal D-type flip-flop
74AHC273PW Octal D-type flip-flop
74AHC244 Octal buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AHC273-Q100; 74AHCT273-Q100 Octal D-type flip-flop with reset; positive-edge trigger Rev. 2 — 23 September 2020 Product data sheet 1. General description The 74AHC273-Q100; 74AHCT273-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC273-Q100; 74AHCT273-Q100 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs, load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop.