Datasheet4U Logo Datasheet4U.com

TMS320DM365 - Digital Media System-on-Chip DMSoC

Features

  • 12.
  • Highlights.
  • High-Performance Digital Media System-on-Chip (DMSoC).
  • Up to 300-MHz ARM926EJ-S Clock Rate.
  • Two Video Image Co-processors (HDVICP, MJCP) Engines.
  • Supports a Range of Encode, Decode, and Video Quality Operations.
  • Video Processing Subsystem.
  • HW Face Detect Engine.
  • Resize Engine from 1/16x to 8x.
  • 16-Bit Parallel AFE (Analog Front-End) Interface Up to 120 MHz.
  • 4:2:2 (8-/16-bit) Interface.

📥 Download Datasheet

📁 Similar Datasheet

  • TMS320C5515 - USB Stick Technical Reference (SPECTRUM DIGITAL)
  • TMS3450NL - LED Duplex Digital Radio Clock (ETC)
  • TMS374 - ECU DECODER (ETC)
  • TMS-108-xx - Micro Strips (Samtec)
  • TMS06105 - AC/DC Power Modules (TRACO POWER)
  • TMS06112 - AC/DC Power Modules (TRACO POWER)
  • TMS06115 - AC/DC Power Modules (TRACO POWER)
  • TMS06124 - AC/DC Power Modules (TRACO POWER)
  • TMS06212 - AC/DC Power Modules (TRACO POWER)
  • TMS06215 - AC/DC Power Modules (TRACO POWER)
Other Datasheets by Texas Instruments
  • TMS320DM368 - Digital Media System-on-Chip DMSoC
  • TMS320DM369 - Digital Media System-on-Chip DMSoC
  • TMS320DM335 - Digital Media System-on-Chip DMSoC
  • TMS320DM355 - Digital Media System-on-Chip DMSoC
  • TMS320DM357 - Digital Media System-on-Chip DMSoC
  • TMS320DM640 - Video/Imaging Fixed-Point Digital-Signal Processors
  • TMS320DM641 - Video/Imaging Fixed-Point Digital-Signal Processors
  • TMS320DM642 - Video/Imaging Fixed-Point Digital-Signal Processor

Full PDF Text Transcription

Click to expand full text
TMS320DM365 www.ti.com SPRS457E – MARCH 2009 – REVISED JUNE 2011 TMS320DM365 Digital Media System-on-Chip (DMSoC) Check for Samples: TMS320DM365 1 TMS320DM365 Digital Media System-on-Chip (DMSoC) 1.1 Features 12 • Highlights – High-Performance Digital Media System-on-Chip (DMSoC) – Up to 300-MHz ARM926EJ-S Clock Rate – Two Video Image Co-processors (HDVICP, MJCP) Engines – Supports a Range of Encode, Decode, and Video Quality Operations – Video Processing Subsystem • HW Face Detect Engine • Resize Engine from 1/16x to 8x • 16-Bit Parallel AFE (Analog Front-End) Interface Up to 120 MHz • 4:2:2 (8-/16-bit) Interface • 8-/16-bit YCC and Up to 24-Bit RGB888 Digital Output • 3 DACs for HD Analog Video Output • Hardware On-Screen Display (OSD) – Capable of 720p 30fps H.
Published: |