Datasheet4U Logo Datasheet4U.com

SN74F378 - HEX D-Type Flip-Flop

Description

The SN74F378 is a positive-edge-triggered D-type flip-flop with a clock enable (CLKEN) input.

Features

  • a common clock enable instead of a common clear. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output. The SN74F378 is characterized for operation from 0°C to 70°C.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74F373 OCTAL TRANSPARENT D-TYPE LATCHES
SN74F373N OCTAL TRANSPARENT D-TYPE LATCHES
SN74F374 Octal Edge-Triggered D-Type Flip-Flops
SN74F374N Octal Edge-Triggered D-Type Flip-Flops
SN74F377A OCTAL D-TYPE FLIP-FLOP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
• Contains Six D-Type Flip-Flops With Single-Rail Outputs • Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators • Buffered Common Enable Input • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs SN74F378 HEX DĆTYPE FLIPĆFLOP WITH CLOCK ENABLE SDFS030B − D2932, MARCH 1987 − REVISED OCTOBER 1993 D OR N PACKAGE (TOP VIEW) CLKEN 1Q 1D 2D 2Q 3D 3Q GND 1 2 3 4 5 6 7 8 16 VCC 15 6Q 14 6D 13 5D 12 5Q 11 4D 10 4Q 9 CLK description The SN74F378 is a positive-edge-triggered D-type flip-flop with a clock enable (CLKEN) input. The SN74F378 is similar to the SN74F174 but features a common clock enable instead of a common clear.
Published: |