Datasheet4U Logo Datasheet4U.com

SN74ABT125 QUADRUPLE BUS BUFFER GATES

SN74ABT125 Description

D Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25°C D High-Drive Outputs ( *32-mA IOH, 64-mA IOL) D Ioff and Power-Up 3-State Su.
ordering information NC. No internal connection The ’ABT125 quadruple bus buffer gates feature independent line drivers with 3-state output.

SN74ABT125 Applications

* using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

📥 Download Datasheet

Preview of SN74ABT125 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)

📌 All Tags

QUADRUPLE BUS BUFFER GATES Texas Instruments
Texas Instruments SN74ABT125-like datasheet