Datasheet4U Logo Datasheet4U.com

SM320C6472-HIREL - Digital Signal Processor

Description

The SM320C6472 device is a Texas Instruments next-generation fixed-point digital signal processor (DSP) targeting high-performance computing applications, including high-end industrial, mission-critical, high-end image and video, communication, media gateways, and remote access servers.

Features

  • 1.
  • Six On-Chip TMS320C64x+ Megamodules.
  • Endianess: Little Endian, Big Endian.
  • C64x+ Megamodule Main Features:.
  • High-Performance, Fixed-Point TMS320C64x+ DSP.
  • 500/625/700 MHz.
  • Eight 32-Bit Instructions/Cycle.
  • 4000 MIPS/MMACS (16-Bits) at 500 MHz.
  • Dedicated SPLOOP Instruction.
  • Compact Instructions (16-Bit).
  • Instruction Set Enhancements.
  • Exception Handling.
  • L1/L2 Memory Architecture:.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SM320C 3.0 AMP SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS UNIOHM CORPORATION
SM320C 3.0 AMP SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS GW
SM320C 3.0AMP Surface Mount Schottky Barrier Rectifiers LRC
SM320C 3.0 AMP Surface Mount Schottky Barrier Rectifiers SeCoS
SM320 TECHNICAL SPECIFICATIONS OF SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER Dc Components

Other Datasheets by Texas Instruments

Part Number Description
SM320C6424-EP Digital Signal Processor
SM320C6455-EP Digital Signal Processor
SM320C6201 Digital Signal Processor
SM320C6201-EP Digital Signal Processor
SM320C6201B Digital Signal Processor

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com SM320C6472-HiRel SPRS696B – SEPTEMBER 2010 – REVISED OCTOBER 2010 SM320C6472 Fixed-Point Digital Signal Processor PRODUCT PREVIEW 1 Features 1 • Six On-Chip TMS320C64x+ Megamodules • Endianess: Little Endian, Big Endian • C64x+ Megamodule Main Features: – High-Performance, Fixed-Point TMS320C64x+ DSP – 500/625/700 MHz – Eight 32-Bit Instructions/Cycle – 4000 MIPS/MMACS (16-Bits) at 500 MHz – Dedicated SPLOOP Instruction – Compact Instructions (16-Bit) – Instruction Set Enhancements – Exception Handling – L1/L2 Memory Architecture: • 256K-Bit (32K-Byte) L1P Program RAM/Cache [Direct Mapped, Flexible Allocation] • 256K-Bit (32K-Byte) L1D RAM/Cache [2-Way Set-Associative, Flexible Allocation] • 4.
Published: |