Datasheet4U Logo Datasheet4U.com

CDC2509C - 3.3-V Phase-Lock-Loop Clock Driver

Description

The CDC2509C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs.

📥 Download Datasheet

Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CDC2509C 3.3ĆV PHASEĆLOCK LOOP CLOCK DRIVER ą SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004 D Use CDCVF2509A as a Replacement for this Device D Designed to Meet PC SDRAM Registered DIMM Design Support Document Rev. 1.
Published: |