Datasheet4U Logo Datasheet4U.com

54HC112 Dual J-K Negative-Edge-Triggered Flip-Flops

54HC112 Description

SN54HC112, SN74HC112 SCLS099H * DECEMBER 1982 * REVISED JUNE 2022 SNx4HC112 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and.
The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops.

54HC112 Features

* Wide operating voltage range of 2 V to 6 V
* Outputs can drive up to 10 LSTTL loads
* Low power consumption, 40-μA max ICC
* Typical tpd = 13 ns
* ±4-mA output drive at 5 V

54HC112 Applications

* intellectual property matters and other important disclaimers. PRODUCTION DATA. SN54HC112, SN74HC112 SCLS099H
* DECEMBER 1982

📥 Download Datasheet

Preview of 54HC112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 54HC11 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC10 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC109 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC123 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC125 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC132 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC133 - 13-Input NAND Gate (National Semiconductor)
  • 54HC138 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)

📌 All Tags

Dual J-K Negative-Edge-Triggered Flip-Flops Texas Instruments
Texas Instruments 54HC112-like datasheet