XCR3256XL - 256 Macrocell CPLD

Xilinx

Datasheet Details

The XCR3256XL is a 3.3V, 256 macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions.

7.5 ns pin-to-pin logic delays System frequencies up to 140 MHz 256 macrocells with 6,000 usable gates Available in small footprint packages.
144-pin TQFP (116 user I/O pins) 208-pin PQFP (160 user I/O) 280-ball CS BGA (160 user I/O) Ultra low power operation 5V tolerant I/O pins with 3.3V core supply Advanced 0.35 micron five metal layer reprogrammable process FZP™ CMOS design.

📁 XCR3256XL Similar Datasheet

Other Datasheets by Xilinx

Published: Apr 16, 2005 |