Datasheet4U Logo Datasheet4U.com

XC2VPX20 - (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS

Download the XC2VPX20 datasheet PDF (XC2VP100 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for (xc2vpxxx) platform flash in-system programmable configuration proms.

Description

Xilinx introduces the Platform Flash series of in-system programmable configuration PROMs.

Available in 1 to 32 Megabit (Mbit) densities, these PROMs provide an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams.

Features

  • In-System Programmable PROMs for Configuration of Xilinx FPGAs Low-Power Advanced CMOS NOR FLASH Process Endurance of 20,000 Program/Erase Cycles Operation over Full Industrial Temperature Range (.
  • 40°C to +85°C) IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing JTAG Command Initiation of Standard FPGA Configuration Cascadable for Storing Longe.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (XC2VP100_Xilinx.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number XC2VPX20
Manufacturer Xilinx (now AMD)
File Size 603.56 KB
Description (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS
Datasheet download datasheet XC2VPX20 Datasheet
Other Datasheets by Xilinx

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com R Platform Flash In-System Programmable Configuration PROMS Product Specification DS123 (v2.9) May 09, 2006 0 Features • • • • • • • • • • In-System Programmable PROMs for Configuration of Xilinx FPGAs Low-Power Advanced CMOS NOR FLASH Process Endurance of 20,000 Program/Erase Cycles Operation over Full Industrial Temperature Range (–40°C to +85°C) IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing JTAG Command Initiation of Standard FPGA Configuration Cascadable for Storing Longer or Multiple Bitstreams Dedicated Boundary-Scan (JTAG) I/O Power Supply (VCCJ) I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.
Published: |