Datasheet4U Logo Datasheet4U.com

UR5596 - DDR TERMINATION REGULATOR

The UR5596 by UTC is a DDR TERMINATION REGULATOR. Below is the official datasheet preview.

📥 Download Datasheet

Official preview page of the UR5596 DDR TERMINATION REGULATOR datasheet (UTC).

Datasheet Details

Part number UR5596
Manufacturer UTC
File Size 351.47 KB
Description DDR TERMINATION REGULATOR
Datasheet download datasheet UR5596_UTC.pdf
Additional preview pages of the UR5596 datasheet.

UR5596 Product details

Description

The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM.

Features

Other Datasheets by UTC
Published: |