Datasheet4U Logo Datasheet4U.com

UR5596 Datasheet - UTC

UR5596 DDR TERMINATION REGULATOR

The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to provide excellent .

UR5596 Features

* Source and sink current

* Low output voltage offset

* No external resistors required

* Linear topology

* Suspend To Ram (STR) functionality

* Low external component count

* Thermal shutdown protection CMOS IC www.unisonic.com.tw Copyright © 2022 Unisonic Technologies

UR5596 Datasheet (351.47 KB)

Preview of UR5596 PDF
UR5596 Datasheet Preview Page 2 UR5596 Datasheet Preview Page 3

Datasheet Details

Part number:

UR5596

Manufacturer:

UTC

File Size:

351.47 KB

Description:

Ddr termination regulator.

📁 Related Datasheet

UR5595 DDR TERMINATION REGULATOR (UTC)

UR5512 2A DDR BUS TERMINATION REGULATOR (UTC)

UR5515 1.5A/3A BUS TERMINATION REGULATOR (UTC)

UR5516 3A BUS TERMINATION REGULATOR (UTC)

UR5516A 3A BUS TERMINATION REGULATOR (UTC)

UR5516B 3A BUS TERMINATION REGULATOR (UTC)

UR5517 3A DDR BUS TERMINATION REGULATOR (UTC)

UR5025 2 CHANNEL LOW-DROPOUT VOLTAGE REGULATOR (UTC)

TAGS

UR5596 DDR TERMINATION REGULATOR UTC

UR5596 Distributor