Datasheet4U Logo Datasheet4U.com

TC74HC166AF - 8-Bit Shift Register

Download the TC74HC166AF datasheet PDF. This datasheet also covers the TC74HC166AP variant, as both devices belong to the same 8-bit shift register family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: fmax = 57 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive immunity: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS166 Pin Assignment TC74HC166AP TC74HC166.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC166AP-Toshiba.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC112AF Dual J-K Flip Flop Toshiba Semiconductor
TC74HC112AFN Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC112AP Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC155P TTL DUAL 2-TO-4-LINE DECODER / 3-TO-8-LINE DECODER ETC
TC74HC00AF Quad 2-Input NAND Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC166AP 8-Bit Shift Register
TC74HC161AF Synchronous Presettable 4-Bit Counter
TC74HC161AFN Synchronous Presettable 4-Bit Counter
TC74HC161AP Synchronous Presettable 4-Bit Counter
TC74HC163AF Synchronous Presettable 4-Bit Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC166AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC166AP, TC74HC166AF 8-Bit Shift Register (P-IN, S-OUT) The TC74HC166A is a high speed CMOS 8-BIT PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of parallel-in or serial-in, serial-out 8-bit shift register with a gated clock input and an overriding clear input. The parallel-in or serial-in modes are controlled by the SHIFT/ LOAD input. When the SHIFT/ LOAD input is held high, the serial data input is enabled and the eight flip-flops perform serial shifting on each clock pulse.
Published: |