Datasheet4U Logo Datasheet4U.com

TC74LVXC3245FS - Dual Supply Octal Configurable Voltage Interface Bus Transceiver

Features

  • Bi-directional interface between 3 V and 5 V buses.
  • High-speed: tpd = 8.5 ns (max) (VCCA = 3.3 V, VCCB = 5.0 V).
  • Low power dissipation: ICC = 8 μA (max) (Ta = 25°C).
  • Symmetrical output impedance: IOUTA = ±24 mA (min) IOUTB = ±24 mA (min) (VCCA = VCCB = 3.0 V).
  • Low noise: VOLP = 1.5 V (max).
  • Flexible VCCB operating range.
  • Allows B port and VCCB to float simultaneously when G is “H”.
  • Package: SSOP (shrink small outline packag.

📥 Download Datasheet

Datasheet Details

Part number TC74LVXC3245FS
Manufacturer Toshiba
File Size 218.99 KB
Description Dual Supply Octal Configurable Voltage Interface Bus Transceiver
Datasheet download datasheet TC74LVXC3245FS Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LVX00F QUAD 2-INPUT GATE
TC74LVX00FN QUAD 2-INPUT GATE
TC74LVX00FT QUAD 2-INPUT GATE
TC74LVX02F Quad 2-Input NOR Gate
TC74LVX02FT Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LVXC3245FS TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVXC3245FS Dual Supply Octal Configurable Voltage Interface Bus Transceiver The TC74LVXC3245FS is a dual supply, advanced high-speed CMOS octal configurable voltage interface bus transceiver fabricated with silicon gate CMOS technology. Designed for use as an interface between a 3.3 V bus and a 3.3V to 5 V bus in mixed 3.3 V/5 V supply systems’ it achieves high-speed operation while maintaining the CMOS low power dissipation. It is intended for 2 way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input. The enable input ( G ) can be used to disable the device so that the buses are effectively isolated.
Published: |