Datasheet4U Logo Datasheet4U.com

54S112 - STTL double-J-K flip-flop

54S112 Description

54S112/74S112 STTL J－K （、 ） ： f =125MHz Pd=75mW PRE K × × × L L H H × CLR CLK × × × ↓ ↓ ↓ ↓ H J × × × L H L H × H= L= Q H L H

📥 Download Datasheet

Preview of 54S112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
54S112
Manufacturer
TW
File Size
311.48 KB
Datasheet
54S112-TW.pdf
Description
STTL double-J-K flip-flop

📁 Related Datasheet

  • 54S138 - STTL type 3-to-8 line decoder/demodulator (BDTIC)
  • 54S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • 54S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
  • 54S189 - 64-Bit Bipolar Scratch Pad Memory (Signetics)
  • 54S04 - HEX INVERTING GATES (National Semiconductor)
  • 54S08 - Quad 2-Input AND Gates (National Semiconductor)
  • 54S200 - TTL 256 x 1 RAM (Signetics)
  • 54S201 - TTL 256 x 1 RAM (Signetics)

📌 All Tags

STTL double-J-K flip-flop TW
TW 54S112-like datasheet