Datasheet4U Logo Datasheet4U.com

TP2424 - P-Channel Vertical DMOS FETs

Description

This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process.

Features

  • Low threshold.
  • High input impedance.
  • Low input capacitance.
  • Fast switching speeds.
  • Free from secondary breakdown.
  • Low input and output leakage.

📥 Download Datasheet

Datasheet Details

Part number TP2424
Manufacturer Supertex Inc
File Size 286.31 KB
Description P-Channel Vertical DMOS FETs
Datasheet download datasheet TP2424 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TP2424 P-Channel Vertical DMOS FETs Microchip
TP2401 Low Noise CMOS Op-amps 3PEAK
TP2402 Low Noise CMOS Op-amps 3PEAK
TP2404 Low Noise CMOS Op-amps 3PEAK
TP2411 Low Noise CMOS RRIO Op-amps 3PEAK

Other Datasheets by Supertex Inc

Part Number Description
TP2435 P-Channel Enhancement-Mode Vertical DMOS FETs
TP2104 P-Channel Enhancement-Mode Vertical DMOS FETs
TP2502 P-Channel Enhancement-Mode Vertical DMOS FETs
TP2510 P-Channel Enhancement-Mode Vertical DMOS FETs
TP2520 P-Channel Enhancement-Mode Vertical DMOS FETs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TP2424 P-Channel Enhancement Mode Vertical DMOS FETs Features ► Low threshold ► High input impedance ► Low input capacitance ► Fast switching speeds ► Free from secondary breakdown ► Low input and output leakage Applications ► Logic level interfaces ► Solid state relays ► Linear amplifiers ► Power management ► Analog switches ► Telecom switches General Description This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices.
Published: |