Datasheet4U Logo Datasheet4U.com

Si5319 - ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Features

  • Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz.
  • Ultra-low jitter clock output with jitter generation as low as 0.3 ps rms (50 kHz.
  • 80 MHz).
  • Integrated loop filter with selectable loop bandwidth (60 Hz to 8.4 kHz).
  • Meets OC-192 GR-253-CORE jitter specifications.
  • Clock or crystal input with manual clock selection.
  • Selectable clock output signal format (LVPECL, LVDS, CML, CMOS).

📥 Download Datasheet

📁 Similar Datasheet

  • Si531 - CRYSTAL OSCILLATOR (Skyworks)
  • Si53102-A1 - 1:2 Fan-out Clock Buffer (Skyworks)
  • Si53102-A2 - 1:2 Fan-out Clock Buffer (Skyworks)
  • Si53102-A3 - 1:2 Fan-out Clock Buffer (Skyworks)
  • Si53106 - SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER (Skyworks)
  • Si53119 - 19-OUTPUT PCIE GEN-3 BUFFER (Skyworks)
  • Si53119-A03A - 19-OUTPUT PCIE GEN-3 BUFFER (Skyworks)
  • SI5312-H - IRED (AUK corp)
  • SI5313-C - IRED (AUK corp)
  • SI5313-H - IRED (AUK corp)
Other Datasheets by Silicon Laboratories
  • SI531 - CRYSTAL OSCILLATOR
  • SI53102-A1 - FAN-OUT CLOCK BUFFER
  • SI53102-A2 - FAN-OUT CLOCK BUFFER
  • SI53102-A3 - FAN-OUT CLOCK BUFFER
  • SI53106 - SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
  • SI53108 - DB800ZL 8-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
  • SI53112 - DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER
  • SI53115 - 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER

Full PDF Text Transcription

Click to expand full text
Si5319 ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR Features  Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz  Ultra-low jitter clock output with jitter generation as low as 0.3 ps rms (50 kHz–80 MHz)  Integrated loop filter with selectable loop bandwidth (60 Hz to 8.4 kHz)  Meets OC-192 GR-253-CORE jitter specifications  Clock or crystal input with manual clock selection  Selectable clock output signal format (LVPECL, LVDS, CML, CMOS)  Support for ITU G.709 and custom OTN FEC ratios (e.g. 255/238, 255/237, 255/236)  Supports various frequency translations for Synchronous Ethernet  LOL, LOS alarm outputs  I2C or SPI programmable  On-chip voltage regulator for 1.8 V ±5%, 2.5 V ±10% or 3.
Published: |