M74HC112 Datasheet - ST Microelectronics

M74HC112, DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR *.
.
.
HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 2

Features

* individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth

M74HC112_STMicroelectronics.pdf