M68Z512 - 4 Mbit 512Kb x8 Low Power SRAM with Output Enable

Product Overview

ST Microelectronics

Part number	M68Z512
Manufacturer	STMicroelectronics
File Size	92.97 KB
Description	4 Mbit 512Kb x8 Low Power SRAM with Output Enable
Datasheet	M68Z512 Datasheet
Additional preview pages of the M68Z512 datasheet.

The M68Z512 is a 4 Mbit (4,194,304 bit) CMOS SRAM, organized as 524,288 words by 8 bits.

fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 5V ±10% supply, and all inputs and outputs are TTL compatible. This device has an automatic power-down feature, reducing the power consumption by over 99% when deselected. The M68Z512 is available in a 32 lead TSOP II (10 x 20mm) package. Table 1. Signal Names A0-A18 DQ0-DQ7 E G W VCC VSS Address Inputs VCC 19 A0-A18 8 DQ0-DQ7 W E G M68Z512 Data Input/Outpu.

📁 Similar Datasheet

M68000 - 8-/16-/32-Bit Microprocessors Users Manual (Motorola Inc)
M68020 - The first full 32-bit implementation of the M68000 family of microprocessors from Motorola (Freescale Semiconductor)
M68040 - 32-bit microprocessors (Motorola)
M6805 - Microcomputer / Microprocessor (Motorola)
M68060 - microprocessor (NXP)
M68302FADS - MC68302 Family Application Development System (Motorola)
M685 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
M68701 - SILICON MOS FET POWER AMPLIFIER (Mitsubishi)

Other Datasheets by ST Microelectronics

Published: May 6, 2005 |