SSTE32882HLB Datasheet - Renesas

SSTE32882HLB, 1.35V/1.5V REGISTERING CLOCK DRIVER

DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT SSTE32882HLB Description This 28-bit 1:2, or 26-bit 1:2 and 4-b

Features

* Pinout optimizes DDR3 RDIMM PCB layout
* 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs support stacked DDR3 RDIMMs
* Phase Lock Loop clock driver for buffering one differential clock pair (CK and CK) and distributing to four differential outputs
* Supports L

Applications

* except the open-drain error (ERROUT) output. The clock outputs (Yn and Yn) and control net outputs QnCKEn, QnCSn and QnODTn are designed with a different strength and skew to compensate for different loading and equalize signal travel speed. The SSTE32882HLB has two basic modes of operation associa

SSTE32882HLB-Renesas.pdf

SSTE32882HLB Datasheet Preview — Preview of SSTE32882HLB PDF

Datasheet Details

Part number:

SSTE32882HLB

Manufacturer:

Renesas ↗

File Size:

1.49 MB

Description:

1.35v/1.5v registering clock driver.

SSTE32882HLB Distributors

📁 Related Datasheet

SSTE32882KA1 SSTE32882KB1 SSTE SST108 SST109 SST110

📌 All Tags

SSTE32882HLB 1.35V 1.5V REGISTERING CLOCK DRIVER Renesas

Renesas SSTE32882HLB-like datasheet