RL78L1C - MCU

Renesas

Datasheet Details

Ultra-Low Power Technology.
1.6 V to 3.6 V operation from a single supply.
Stop (RAM retained): 0.25 A, (LVD enabled): 0.31 A.
Halt (RTC2 + LVD): 0.68 A.
Supports snooze.
Operating: 112.5 A/MHz 16-bit RL78 CPU Core.
Delivers 33 DMIPS at maximum operating frequency of 24 MHz.
Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles.
CISC Architecture (Harvard) with 3-stage pipeline.
Multi.

📁 RL78L1C Similar Datasheet

Other Datasheets by Renesas

Published: Apr 28, 2016 |