Datasheet4U Logo Datasheet4U.com

R5F51405BGFL - 32-bit RX MCU

Download the R5F51405BGFL datasheet PDF. This datasheet also covers the R5F51406ADFN variant, as both devices belong to the same 32-bit rx mcu family and are provided as variant models within a single manufacturer datasheet.

Features

  • 32-bit RXv2 CPU core.
  • Maximum operating frequency: 48 MHz Capable of 204 Coremark in operation at 48 MHz.
  • Enhanced DSP instructions: 32-bit multiply-accumulate instructions, and 16-bit multiply-subtract instructions are supported.
  • On-chip FPU: 32-bit single-precision floating point compliant with IEEE-754.
  • On-chip divider that operated at the fastest of two clock cycles.
  • Fast interrupt.
  • CISC Harvard architecture with 5-stage pipeline.
  • Variable-length ins.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (R5F51406ADFN-Renesas.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
R5F10xxxxxx Combines Multi-channel 12-Bit A/D Converter Renesas Technology
R5F211A1DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1DSP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A1SP 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology
R5F211A2DD 16-BIT SINGLE-CHIP MICROCOMPUTER Renesas Technology

Other Datasheets by Renesas

Part Number Description
R5F51405BGFK 32-bit RX MCU
R5F51405BGFM 32-bit RX MCU
R5F51405BGFN 32-bit RX MCU
R5F51405BGNE 32-bit RX MCU
R5F51405BDFK 32-bit RX MCU

Full PDF Text Transcription

Click to expand full text
Datasheet RX140 Group R01DS0379EJ0120 Renesas MCUs Rev.1.20 Nov 22, 2024 48-MHz, 32-bit RX MCUs, on-chip FPU, 204 Coremark, up to 256-KB flash memory, up to 36 pins capacitive touch sensing unit, up to 9 comms channels, 12-bit A/D, D/A, RTC, IEC60730 compliance, 1.8-V to 5.5-V single supply, Encryption functions (optional) Features ■ 32-bit RXv2 CPU core  Maximum operating frequency: 48 MHz Capable of 204 Coremark in operation at 48 MHz  Enhanced DSP instructions: 32-bit multiply-accumulate instructions, and 16-bit multiply-subtract instructions are supported.
Published: |