Datasheet4U Logo Datasheet4U.com

R5F10Y16DSP - MCU

Download the R5F10Y16DSP datasheet PDF (R5F10Y17ASP included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for mcu.

Features

  • Ultra-Low Power Technology.
  • 2.0 to 5.5 V operation from a single supply.
  • Stop (RAM retained): 0.56 µA.
  • Operating: 46 µA /MHz RL78-S1 Core.
  • Instruction execution: 78 % of instructions can be executed in 1 to 2 clock cycles.
  • CISC architecture (Harvard) with 3-stage pipeline.
  • Multiply: 8 x 8 to 16-bit result in 2 clock cycles.
  • 16-bit barrel shifter for shift & rotate in 2 clock cycle.
  • 1-wire on-chip debug function Main Flash Me.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (R5F10Y17ASP-Renesas.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • R5F10xxxxxx - Combines Multi-channel 12-Bit A/D Converter (Renesas Technology)
  • R5F211A1DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A1DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A1SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A2DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A2DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A2NP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A2SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A3DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
  • R5F211A3DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet RL78/G10 RENESAS MCU True Low Power Platform (as low as 46 μA/MHz), 2.0 to 5.5V Operation, 1 to 4 Kbyte Flash for General Purpose Applications R01DS0207EJ0310 Rev.3.10 Aug 12, 2016 1. OUTLINE 1.1 Features Ultra-Low Power Technology • 2.0 to 5.5 V operation from a single supply • Stop (RAM retained): 0.56 µA • Operating: 46 µA /MHz RL78-S1 Core • Instruction execution: 78 % of instructions can be executed in 1 to 2 clock cycles • CISC architecture (Harvard) with 3-stage pipeline • Multiply: 8 x 8 to 16-bit result in 2 clock cycles • 16-bit barrel shifter for shift & rotate in 2 clock cycle • 1-wire on-chip debug function Main Flash Memory • Density: 1 to 4 Kbyte • Flash memory rewritable voltage: 4.5 to 5.
Published: |