Datasheet4U.com

MPC9773 - LVCMOS PLL Clock Generator

Renesas

📥 Download Datasheet

MPC9773 Datasheet Preview — Preview of MPC9773 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	MPC9773
Manufacturer	Renesas
File Size	524.75 KB
Description	LVCMOS PLL Clock Generator
Datasheet	MPC9773-Renesas.pdf

MPC9773 Product details

Description

The MPC9773 utilizes PLL technology to frequency lock its outputs onto an input reference clock.

Features

1:12 PLL based low-voltage clock generator.
3.3 V power supply.
Internal power-on reset.
Generates clock signals up to 242.5 MHz.
Maximum output skew of 250 ps.
Differential PECL reference clock input.
Two LVCMOS PLL reference clock inputs.
External PLL feedback supports zero-delay capability.
Various feedback and output dividers (refer to.

📁 MPC9773 Similar Datasheet

MPC9772 - 3.3V 1:12 LVCMOS PLL Clock Generator (IDT)
MPC9774 - LVCMOS PLL CLOCK GENERATOR (Motorola)
MPC970 - LOW VOLTAGE PLL CLOCK DRIVER (Motorola)
MPC972 - LOW VOLTAGE PLL CLOCK DRIVER (Motorola)
MPC973 - LOW VOLTAGE PLL CLOCK DRIVER (Motorola)
MPC974 - 3.3V PLL Clock Driver (Motorola)
MPC9100 - DUAL PLL CLOCK GENERATOR (Motorola)
MPC9108 - MULTIPLE OUTPUT CLOCK SYNTHESIZER (Motorola)

Other Datasheets by Renesas

MPC940L - LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP
MPC9446 - LVCMOS Clock Fanout Buffer
MPC9447 - LVCMOS Clock Fanout Buffer
MPC94551 - Low Voltage 1:4 CMOS Clock Buffer
MPC962305 - 3.3V Zero Delay Buffer
MPC9824 - Clock Generator

Published: Apr 20, 2021 |