Datasheet4U Logo Datasheet4U.com

IDT72275 CMOS SuperSync FIFO

IDT72275 Description

CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18 IDT72275 IDT72285 OBSOLETE PARTS .
Master Reset clears entire FIFO The IDT72275/72285 are exceptionally deep, high speed, CMOS First-In-. Partial Reset clears dat.

IDT72275 Features

* Independent Read and Write Clocks (permit reading and writing
* Choose among the following memory organizations: IDT72275
* 32,768 x 18 IDT72285
* 65,536 x 18
* Pin-compatible with the IDT72255LA/72265LA SuperSync FIFOs
* 10ns read/write cycle tim

IDT72275 Applications

* that need to buffer large amounts of data. The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by a Read Clock (RCLK) input and Read Enable (REN) inpu

📥 Download Datasheet

Preview of IDT72275 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • IDT72271 - CMOS SUPERSYNC FIFO (Integrated Device Technology)
  • IDT72271LA - CMOS FIFO memories (IDT)
  • IDT72274 - VARIABLE WIDTH SUPERSYNCO FIFO (Integrated Device Technology)
  • IDT72200 - FIFO memories (Integrated Device Technology)
  • IDT72201 - FIFO memories (Integrated Device Technology)
  • IDT72210 - FIFO memories (Integrated Device Technology)
  • IDT72211 - FIFO memories (Integrated Device Technology)
  • IDT72220 - FIFO memories (Integrated Device Technology)

📌 All Tags

CMOS SuperSync FIFO Renesas
Renesas IDT72275-like datasheet