Datasheet4U Logo Datasheet4U.com

ICS93705 DDR Phase Lock Loop Zero Delay Clock Buffer

ICS93705 Description

ICS9370 5 DDR Phase Lock Loop Zero Delay Clock Buffer Recommended Application: DDR Zero Delay Clock Buffer Product .
Features:. Low skew, low jitter PLL clock driver. I2C for functional and output control. Feedback pins for input to output.

ICS93705 Features

* Low skew, low jitter PLL clock driver
* I2C for functional and output control
* Feedback pins for input to output synchronization
* Spread Spectrum tolerant inputs
* 3.3V tolerant CLK_INT input Switching Characteristics:
* PEAK - PEAK jitter (66MHz)

📥 Download Datasheet

Preview of ICS93705 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
ICS93705
Manufacturer
Renesas ↗
File Size
306.81 KB
Datasheet
ICS93705-Renesas.pdf
Description
DDR Phase Lock Loop Zero Delay Clock Buffer

📁 Related Datasheet

  • ICS93701 - DDR Phase Lock Loop Clock Driver (Integrated Circuit Systems)
  • ICS93716YF-T - Low Cost DDR Phase Lock Loop Clock Driver (Integrated Circuit Systems)
  • ICS93716YG-T - Low Cost DDR Phase Lock Loop Clock Driver (Integrated Circuit Systems)
  • ICS93732 - Low Cost DDR Phase Lock Loop Zero Delay Buffer (Integrated Circuit Systems)
  • ICS932S200 - Frequency Timing Generator (Integrated Circuit Systems)
  • ICS932S202 - Frequency Timing Generator (Integrated Circuit Systems)
  • ICS932S203 - Frequency Generator (IDT)
  • ICS932S208 - Programmable Timing Control Hub (Integrated Circuit Systems)

📌 All Tags

Renesas ICS93705-like datasheet