Datasheet4U Logo Datasheet4U.com

894D115I-01 Clock/Data Recovery

📥 Download Datasheet Datasheet Preview Page 1

Description

OC-12/STM-4 and OC-3/STM-1 Clock/Data Recovery Device 894D115I-01 DATA SHEET General .
The 894D115I-01 is a clock and data recovery circuit.

📥 Download Datasheet

Preview of 894D115I-01 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* Clock recovery for STM-4 (OC-12/STS-12) and STM-1 (OC-3/STS-3)
* Input: NRZ data (622.08 or 155.52 Mbit/s)
* Output: clock signal (622.08MHz or 155.52MHz) and retimed data signal at 622.08 or 155.52 Mbit/s
* Internal PLL for clock generation and clock recovery

Applications

* BYPASS set to logic HIGH state is used during factory test. In BYPASS mode (BYPASS and STS12 are at logic HIGH state), the internal PLL is bypassed and the inverted REF_CLK input signal is output at CLK_OUT/nCLK_OUT. DATA_IN Pulldown nDATA_IN Pullup/Pulldown PLL Clock 0 (on-chip) REF_CLK Pulld

894D115I-01 Distributors

📁 Related Datasheet

894-2AC1-F-C 894-2AC1-F-S 894-2AC1-F-V 894-2AC2-F-C 894-2AC2-F-S 894-2AC2-F-V

📌 All Tags

894D115I-01 Clock Data Recovery Renesas
Renesas 894D115I-01-like datasheet
894D115I-04