Datasheet4U Logo Datasheet4U.com

M59330P - LAN Transceiver

Description

The M59330P is an integrated circuit for two-line LAN transceivers, conforming to J1850 specifications.

The chip incorporates bus line anomaly detection functions; anomalous behavior causes the ERR signal to go to "L".

A selector causes a normal bus signal to be output to RX.

Features

  • Conforms to SAE J1850 specifications.
  • Internal bus line anomaly detection function.

📥 Download Datasheet

Datasheet preview – M59330P

Datasheet Details

Part number M59330P
Manufacturer Renesas Electronics
File Size 258.94 KB
Description LAN Transceiver
Datasheet download datasheet M59330P Datasheet
Additional preview pages of the M59330P datasheet.

📁 Similar Datasheet

  • M5938A - Very Ultra-Low On-Resistance Load Switch (Global Mixed-mode Technology)
  • M5938B - Very Ultra-Low On-Resistance Load Switch (Global Mixed-mode Technology)
  • M5938C - Very Ultra-Low On-Resistance Load Switch (Global Mixed-mode Technology)
  • M5911 - N-Channel JFET Pairs (Siliconix)
  • M5912 - N-Channel JFET Pairs (Siliconix)
  • M5913 - COMBINED SINGLE CHIP PCM CODEC AND FILTER (ST Microelectronics)
  • M59BW102 - 1 Mbit 64Kb x16 / Burst Low Voltage Flash Memory (ST Microelectronics)
  • M59DR008E - 8 Mbit Low Voltage Flash Memory (STMicroelectronics)
  • M59DR008F - 8 Mbit Low Voltage Flash Memory (STMicroelectronics)
  • M59DR016C - 16 Mbit 1.8V Supply Flash Memory (STMicroelectronics)
Other Datasheets by Renesas Technology

    Full PDF Text Transcription

    Click to expand full text
    www.DataSheet4U.com M59330P LAN Transceiver REJ03F0032-0100Z Rev.1.0 Sep.16.2003 Description The M59330P is an integrated circuit for two-line LAN transceivers, conforming to J1850 specifications. The chip incorporates bus line anomaly detection functions; anomalous behavior causes the ERR signal to go to "L". A selector causes a normal bus signal to be output to RX. By setting the standby signal to "L", a low consumption current state is maintained. At this time, the drivers BUS (+) and BUS (–) are both turned off. In standby mode, on input of "H" level to the ERR pin, error output reset occurs.
    Published: |