Datasheet4U Logo Datasheet4U.com

SA701 - Divide by: 128/129-64/65 dual modulus low power ECL prescaler

Description

The SA701 is an advanced dual modulus (Divide By 128/129 or 64/65) low power ECL prescaler.

The minimum supply voltage is 2.7V and is compatible with the CMOS UMA1005 synthesizer from Philips and other logic circuits.

The low supply current allows application in battery operated low-power equipment.

Features

  • Low voltage operation.
  • Low current consumption.
  • Operation up to 1.1GHz.
  • ESD hardened.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SA701 SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR Polyfet RF Devices
SA70 AXIAL LEAD TRANSIENT VOLTAGE SUPPRESSORS MIC
SA70 Transient Voltage Suppression (TVS) Diodes Crydom
SA70 Transient Voltage Suppressors Microsemi
SA70 Transient Voltage Suppressors Crownpo

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
SA7016 1.3GHz low voltage fractional-N synthesizer
SA702 Divide by: 64/65/72 triple modulus low power ECL prescaler
SA7025 Low-voltage 1GHz fractional-N synthesizer
SA7026 1.3GHz low voltage fractional-N dual frequency synthesizer
SA741C General purpose operational amplifier

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Philips Semiconductors RF Communications Products Product specification Divide by: 128/129-64/65 dual modulus low power ECL prescaler SA701 DESCRIPTION The SA701 is an advanced dual modulus (Divide By 128/129 or 64/65) low power ECL prescaler. The minimum supply voltage is 2.7V and is compatible with the CMOS UMA1005 synthesizer from Philips and other logic circuits. The low supply current allows application in battery operated low-power equipment. Maximum input signal frequency is 1.1GHz for cellular and other land mobile applications. There is no lower frequency limit due to a fully static design. The circuit is implemented in ECL technology on the QUBiC process.
Published: |