Datasheet4U Logo Datasheet4U.com

PLL702-05 - Low EMI Peripheral Clock Generator

📥 Download Datasheet

Preview of PLL702-05 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number PLL702-05
Manufacturer PhaseLink
File Size 426.22 KB
Description Low EMI Peripheral Clock Generator
Datasheet download datasheet PLL702-05_PhaseLink.pdf

PLL702-05 Product details

Description

Name XOUT VSS 24.576MHz/SST0 VDD25B1 25MHzx2 Pin# 1 2 3 4 5 Type 0 P B P O Description Crystal output.Ground connection.Bi-directional and Tri-Level pin.Upon power-on, the value of SST0 is latched in and used to select the SST control (see Spread Spectrum selection table 1).Tri level input: M = Do not connect, 1 = Pull up, 0 = Pull down.After power-up this pin acts as 24.576MHz output clock.3.3V power supply for 25MHz and 24.576MHz.25MHz Ethernet output clock (double drive strength).

Features

📁 PLL702-05 Similar Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
Other Datasheets by PhaseLink
Published: |