Datasheet4U Logo Datasheet4U.com

MC100LVEL90 - Triple ECL to PECL Translator

Description

The MC100LVEL90 is a triple ECL to LVPECL translator.

3.3 V or

5 V differential ECL signals, determined by the VEE supply level, and translates them to +3.3 V differential LVPECL output signals.

Features

  • 500 ps Propagation Delays.
  • ESD Protection: > 2 kV HBM, > 200 V MM.
  • The 100 Series Contains Temperature Compensation.
  • Operating Range: VCC = 3.0 V to 3.8 V; VEE =.
  • 3.0V to.
  • 5.5 V; GND = 0 V.
  • Internal Input Pulldown Resistors.
  • Q Output will Default LOW with Inputs Open or at VEE.
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test.
  • Moisture Sensitivity: Level 3 (Pb-Free) For Additional Information, see Appl.

📥 Download Datasheet

Datasheet Details

Part number MC100LVEL90
Manufacturer onsemi
File Size 132.77 KB
Description Triple ECL to PECL Translator
Datasheet download datasheet MC100LVEL90 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100LVEL90 Triple ECL to PECL Translator Motorola
MC100LVEL91 Triple PECL to ECL Translator Motorola
MC100LVEL92 Triple PECL to LVPECL Translator Motorola
MC100LVEL01 4-Input OR/NOR Motorola
MC100LVEL05 2-Input Differential AND/NAND Motorola

Other Datasheets by onsemi

Part Number Description
MC100LVEL91 Triple PECL to ECL Translator
MC100LVEL92 5V Triple PECL Input to LVPECL Output Translator
MC100LVEL01 4-Input OR/NOR
MC100LVEL05 2-Input Differential AND/NAND
MC100LVEL11 Low Voltage 1:2 Differential Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC100LVEL90 -3.3 V / -5 V Triple ECL Input to LVPECL Output Translator Description The MC100LVEL90 is a triple ECL to LVPECL translator. The device receives either −3.3 V or −5 V differential ECL signals, determined by the VEE supply level, and translates them to +3.3 V differential LVPECL output signals. To accomplish the level translation, the LVEL90 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins, as expected, are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 mF capacitors. Under open input conditions, the D input will be biased at VEE/2 and the D input will be pulled to VEE.
Published: |