Datasheet4U.com

MC100LVEL05 - 2-Input Differential AND/NAND

Product Overview

ON Semiconductor

📥 Download Datasheet

MC100LVEL05 2-Input Differential AND/NAND by ON Semiconductor - Datasheet Preview — Datasheet preview – MC100LVEL05

Datasheet Details

Part number	MC100LVEL05
Manufacturer	ON Semiconductor
File Size	140.07 KB
Description	2-Input Differential AND/NAND
Datasheet	MC100LVEL05 Datasheet
Additional preview pages of the MC100LVEL05 datasheet.

Product details

Description

The MC100LVEL05 is a 2-input differential AND/NAND gate.

Features

340 ps Propagation Delay.
High Bandwidth Output Transitions.
ESD Protection:.
> 4 kV Human Body Mode.
> 200 V Machine Model.
The 100 Series Contains Temperature Compensation.
PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V.
NECL Mode Operating Range: VCC = 0 V with VEE =.
3.0 V to.
3.8 V.
Internal Input Pulldown.

📁 Similar Datasheet

MC100LVEL01 - 4-Input OR/NOR (Motorola)
MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer (Motorola)
MC100LVEL12 - Low Impedance Driver (Motorola)
MC100LVEL13 - Dual 1:3 Fanout Buffer (Motorola)
MC100LVEL14 - 1:5 Clock Distribution Chip (Motorola)
MC100LVEL16 - Differential Receiver (Motorola)
MC100LVEL17 - Low-Voltage Quad Differential Receiver (Motorola)
MC100LVEL29 - Dual Differential Data and Clock D Flip-Flop (Motorola)

Other Datasheets by ON Semiconductor

MC100LVEL30 - Triple D Flip-Flop
MC100LVEL31 - 3.3V ECL D Flip?Flop
MC100LVEL32 - 2 Divider
MC100LVEL33 - Divider
MC100LVEL34 - Clock Generation Chip
MC100LVEL37 - Clock Fanout Buffer

Published: Apr 26, 2005 |