Datasheet4U Logo Datasheet4U.com

MC100H602 - 9-Bit Latch TTL/ECL Translator

Description

The MC10H/100H602 is a 9

bit, dual supply TTL to ECL translator with latch.

bit translator series utilize the PLCC 28 for optimal power pinning, signal flow

through and electrical performance.

Features

  • D.
  • type latches. Latching is controlled by Latch Enable (LEN), while the Master Reset input resets the latches. A post.
  • latch logic enable is also provided (ENECL), allowing control of the output state without destroying latch data. All control inputs are ECL level. The 10H version is compatible with MECL 10Ht ECL logic levels. The 100H version is compatible with 100K levels. Features http://onsemi. com PLCC.
  • 28 FN SUFFIX CASE 776.
  • 9.
  • Bit Ideal for Byte.

📥 Download Datasheet

Datasheet Details

Part number MC100H602
Manufacturer onsemi
File Size 138.68 KB
Description 9-Bit Latch TTL/ECL Translator
Datasheet download datasheet MC100H602 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100H602 9-Bit Latch TTL/ECL Translator Motorola
MC100H600 9-Bit TTL to ECL Translator Motorola
MC100H601 9-Bit ECL/TTL Translator Motorola
MC100H603 9-Bit Latch ECL/TTL Translator Motorola
MC100H604 Registered Hex TTL/ECL Translator Motorola

Other Datasheets by onsemi

Part Number Description
MC100H600 9-Bit TTL/ECL Translator
MC100H601 9-Bit ECL/TTL Translator
MC100H603 9-Bit Latch ECL/TTL Translator
MC100H604 Registered Hex TTL/ECL Translator
MC100H605 Registered Hex ECL/TTL Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com MC10H602, MC100H602 9−Bit Latch TTL to ECL Translator Description The MC10H/100H602 is a 9−bit, dual supply TTL to ECL translator with latch. Devices in the ON Semiconductor 9−bit translator series utilize the PLCC−28 for optimal power pinning, signal flow−through and electrical performance. The H602 features D−type latches. Latching is controlled by Latch Enable (LEN), while the Master Reset input resets the latches. A post−latch logic enable is also provided (ENECL), allowing control of the output state without destroying latch data. All control inputs are ECL level. The 10H version is compatible with MECL 10Ht ECL logic levels. The 100H version is compatible with 100K levels. Features http://onsemi.
Published: |