MC100EP91 - NECL Output Translator

Product Overview

ON Semiconductor

Datasheet Details

Part number	MC100EP91
Manufacturer	ON Semiconductor
File Size	354.69 KB
Description	NECL Output Translator
Datasheet	MC100EP91 Datasheet
Additional preview pages of the MC100EP91 datasheet.

Product details

Description

The MC100EP91 is a triple any level positive input to NECL output translator.The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential NECL output signals ( 3.0 V/ 5.5 V).

Features

Maximum Input Clock Frequency = > 2.0 GHz Typical.
Maximum Input Data Rate = > 2.0 Gb/s Typical.
500 ps Typical Propagation Delay.
Operating Range: VCC = 2.375 V to 3.8 V; VEE =.
3.0 V to.
5.5 V; GND = 0 V.
Q Output will Default LOW with Inputs Open or at GND.
These Devices are Pb-Free, Halogen Free and are RoHS Compliant www. onsemi. com 20 1 SOIC.
20 WB DW SUFFIX CASE 751D 24 1 QFN.
24 MN SUFFIX CASE 485L MA.

📁 Similar Datasheet

MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)

Other Datasheets by ON Semiconductor

MC100EP90 - -3.3V / -5V Triple ECL Input to LVPECL/PECL Output Translator
MC100EP01 - 3.3V / 5V ECL 4-Input OR/NOR
MC100EP016 - 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
MC100EP016A - 3.3V ECL 8-Bit Synchronous Binary Up Counter
MC100EP05 - 3.3V / 5V ECL 2-Input Differential AND/NAND
MC100EP08 - 2-Input Differential XOR/XNOR

Published: Jan 12, 2007 |