74LS256 - Dual 4-Bit Addressable Latch

National Semiconductor

74LS256 Datasheet Preview — Preview of 74LS256 PDF

Datasheet Details

Part number	74LS256
Manufacturer	National Semiconductor ↗
File Size	118.21 KB
Description	Dual 4-Bit Addressable Latch
Datasheet	74LS256-NationalSemiconductor.pdf

74LS256 Product details

Description

The ’LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input (E) and an active LOW Clear input (CL) Each latch has a Data input (D) and four outputs (Q0 Q3) When the Enable (E) is HIGH and the Clear input (CL) is LOW all outputs (Q0 Q3) are LOW Dual 4-channel demultiplexing occurs when the CL and E are both LOW When CL is HIGH and E is LOW the selected output (Q0 Q3) determined by the Addre

Features

Y Serial-to-parallel capability Y Output from each storage bit available Y Random (addressable) data entry Y Easily expandable Y Active low common clear Connection Diagram Logic Symbol Dual-In-Line Package TL F 9823.
1 Order Number 54LS256DMQB 54LS256FMQB or DM74LS256N See NS Package Number J16A N16E or W16A VCC e Pin 16 GND e Pin 8 Pin Names A0 A1 Da Db E CL Q0a.
Q3a Q0b.
Q3b.

📁 74LS256 Similar Datasheet

74LS251 - LOW POWER SCHOTTKY (ON Semiconductor)
74LS253 - 3-STATE Data Selector/Multiplexer (Fairchild Semiconductor)
74LS257 - LOW POWER SCHOTTKY (ON Semiconductor)
74LS257B - 3-STATE Quad 2-Data Selectors/Multiplexers (Fairchild Semiconductor)
74LS259 - 8-Bit Addressable Latches (Fairchild Semiconductor)
74LS20 - Dual 4-Input NAND Gate (Fairchild Semiconductor)
74LS21 - DUAL 4-INPUT AND GATE (Motorola)
74LS22 - DUAL 4-INPUT NAND GATE (Motorola)

Other Datasheets by National Semiconductor

74LS258B - Quad 2-Data Selectors/Multiplexers
74LS240 - Octal TRI-STATE Buffers/Line Drivers/Line Receivers
74LS241 - Octal TRI-STATE Buffers/Line Drivers/Line Receivers
74LS245 - TRI-STATE Octal Bus Transceiver
74LS273 - 8-Bit Register
74LS279 - Quad S-R Latches

Published: Aug 1, 2016 |