Datasheet4U Logo Datasheet4U.com

54LS74 - Dual Positive-Edge-Triggered D Flip-Flops

General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time

Key Features

  • Y Alternate military aerospace device (54LS74) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package Function Table TL F 6373.
  • 1 Order Number 54LS74DMQB 54LS74FMQB 54LS74LMQB DM54LS74AJ DM54LS74AW DM74LS74AM or DM74LS74AN See NS Package Number E20A J14A M14A N14A or W14B Inputs Outputs PR CLR CLK D Q Q L H X X H L H L X X L H L L X X H H H H uH H L H H u L L H H H L X.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54LS74A Dual D-Type Positive-Edge -Triggered Flip-Flops Texas Instruments
54LS75 4-BIT D LATCH Motorola
54LS76A DUAL J-K FLIP-FLOPS Texas Instruments
54LS76A DUAL JK FLIP-FLOP Motorola
54LS77 4-BIT D LATCH Motorola

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
54LS00 Quad 2-Input NAND Gates
54LS02 Quad 2-Input NOR Gates
54LS03 Quad 2-Input NAND Gates
54LS04 Hex Inverting Gates
54LS05 HEX INVERTERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS74 DM54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS74 DM54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated A low logic level on the preset or clear inputs wi