Datasheet4U Logo Datasheet4U.com

54ABT16646 - 16-Bit Transceivers/Registers

General Description

The ’ABT16646 consists of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Key Features

  • n Independent registers for A and B buses n Multiplexed real-time and stored data n A and B output sink capability of 48 mA, source capability of 24 mA n Guaranteed latchup protection n High impedance glitch free bus loading during entire power up and power down cycle n Nondestructive hot insertion capability n Standard Microcircuit Drawing (SMD) 5962-9450202 Ordering Code Military 54ABT16646W-QML Package Number WA56A 56-Lead Cerpack Pin Names A0.
  • A15 B0.
  • B15 CPABn, CPBAn SABn, SB.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Texas Instruments
54AC11010 TRIPLE 3-INPUT POSITIVE-NAND GATES Texas Instruments
54AC11011 TRIPLE 3-INPUT POSITIVE-AND GATES Texas Instruments
54AC11021 Dual 4-Input Positive-AND Gates Texas Instruments
54AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
54ABT16244 16-Bit Buffer/Line Driver
54ABT16245 16-Bit Transceiver
54ABT16373 16-Bit Transparent Latch
54ABT16374 16-Bit D Flip-Flop
54ABT16500 18-Bit Universal Bus Transceivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54ABT16646 16-Bit Transceivers and Registers with TRI-STATE Outputs 54ABT16646 July 1998 54ABT16646 16-Bit Transceivers and Registers with TRI-STATE ® Outputs General Description The ’ABT16646 consists of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control OE and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data.