Datasheet4U Logo Datasheet4U.com

SSTUB32868 - 1.8 V 28-bit 1 : 2 configurable registered buffer with parity

SSTUB32868 Description

www.DataSheet4U.com SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev.04 * 22 Apr.
The SSTUB32868 is a 1.

SSTUB32868 Features

* 28-bit data register supporting DDR2
* Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two JEDEC-standard DDR2 registers (that is, 2 × SSTUA32864 or 2 × SSTUA32866)
* Parity checking function across 22 input data bits
* Parity out signal

SSTUB32868 Applications

* Rev. 04

📥 Download Datasheet

Preview of SSTUB32868 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SST108 - N-Channel JFET Switch (Calogic)
  • SST109 - N-Channel JFET Switch (Calogic)
  • SST110 - N-Channel JFET Switch (Calogic)
  • SST111 - N-Channel JFETs (Vishay)
  • SST112 - N-Channel JFETs (Vishay)
  • SST113 - N-Channel JFETs (Vishay)
  • SST11CP15 - 4.9-5.8 GHz High-Linearity Power Amplifier (Silicon Storage Technology)
  • SST11CP15E - 4.9-5.9 GHz High-Linearity Power Amplifier (Microchip)

📌 All Tags

1.8 28-bit configurable registered buffer with parity NXP
NXP SSTUB32868-like datasheet