Datasheet4U Logo Datasheet4U.com

SAC57D54H - CPU

Features

  • ARM™ Cortex-A5, 32-bit CPU.
  • Supports ARMv7- ISA.
  • 32 KB Instruction cache, 32 KB Data cache.
  • NEON SIMD Media Processing Engine.
  • FPU supporting double precision floating point operations.
  • Memory Management Unit.
  • GIC Interrupt Controller.
  • Up to 320 MHz.
  • ARM™ Cortex-M4, 32-bit CPU.
  • Supports ARMv7 - ISA.
  • 16 KB Instruction cache, 16 KB Data cache.
  • 64 KB Tightly-Coupled Memory (TCM).
  • Si.

📥 Download Datasheet

📁 Similar Datasheet

  • SAC5.0 - Transient Voltage Suppressors (Vishay)
  • SAC5.0 - Transient Voltage Suppression Diodes (Littelfuse)
  • SAC5.0 - LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR (SEMITECH)
  • SAC5.0 - Low Capacitance Transient Voltage Suppressor Diodes (Taiwan Semiconductor Company)
  • SAC5.0 - 500W Low Capacitance Transient Voltage Suppressor (MCC)
  • SAC5.0 - Low Capacitance Tranient Voltage Suppressor (Weitron)
  • SAC5.0 - 500W Low Capacitance Transient Voltage Suppressor (TAITRON)
  • SAC50 - Transient Voltage Suppressors (Vishay)
  • SAC50 - Transient Voltage Suppression Diodes (Littelfuse)
  • SAC50 - LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR (SEMITECH)
Other Datasheets by NXP

    Full PDF Text Transcription

    Click to expand full text
    NXP Semiconductors Data Sheet: Technical Data Document Number SAC57D54H Rev. 7, 05/2017 SAC57D54H Features • ARM™ Cortex-A5, 32-bit CPU – Supports ARMv7- ISA – 32 KB Instruction cache, 32 KB Data cache – NEON SIMD Media Processing Engine – FPU supporting double precision floating point operations – Memory Management Unit – GIC Interrupt Controller – Up to 320 MHz • ARM™ Cortex-M4, 32-bit CPU – Supports ARMv7 - ISA – 16 KB Instruction cache, 16 KB Data cache – 64 KB Tightly-Coupled Memory (TCM) – Single Precision FPU – NVIC Interrupts Controller – 1.
    Published: |