Datasheet4U Logo Datasheet4U.com

P83C280 - Microcontrollers for monitors with DDC interface/ auto-sync detection and sync proc.

📥 Download Datasheet

Preview of P83C280 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number P83C280
Manufacturer NXP
File Size 420.65 KB
Description Microcontrollers for monitors with DDC interface/ auto-sync detection and sync proc.
Datasheet download datasheet P83C280_PhilipsSemiconductors.pdf

P83C280 Product details

Description

ORDERING INFORMATION BLOCK DIAGRAM PINNING INFORMATION Pinning Pin description FUNCTIONAL DESCRIPTION General MEMORY ORGANIZATION Program memory Internal data memory Additional Special Function Registers INTERRUPTS Priority level structure How interrupts are handled Interrupt Enable Register (IE) Interrupt Priority Register (IP) WATCHDOG TIMER INPUT/OUTPUT (I/O) The alternative functions for Port 0, Port 1, Port 2 and Port 3 EMI (Electromagnetic Interference) reduction REDUCED POWER MODES Power

Features

📁 P83C280 Similar Datasheet

  • P83C145 - Microcontrollers (Philips)
  • P83C151SA - High Performance CHMOS Microcontroller (Intel)
  • P83C151SB - High Performance CHMOS Microcontroller (Intel)
  • P83C152A - Universal Communication Controller 8-Bit Microcomputer (Intel)
  • P83C152JA - (P83C152JA/B/C/D) Universal Communication Controller 8-Bit Microcomputer (Intel)
  • P83C152JB - (P83C152JA/B/C/D) Universal Communication Controller 8-Bit Microcomputer (Intel)
  • P83C152JC - (P83C152JA/B/C/D) Universal Communication Controller 8-Bit Microcomputer (Intel)
  • P83C152JD - (P83C152JA/B/C/D) Universal Communication Controller 8-Bit Microcomputer (Intel)
Other Datasheets by NXP
  • P83C266 - Microcontrollers for PAL/SECAM TV with OSD and VST
  • P83C270 - Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
  • P83C053 - (P83C053 / P83C054) Microcontroller
  • P83C054 - (P83C053 / P83C054) Microcontroller
  • P83C055 - Microcontrollers for TV and video MTV
  • P83C180 - Microcontrollers for monitors with DDC interface/ auto-sync detection and sync proc.
Published: |