Datasheet4U Logo Datasheet4U.com

MVF60NS152CMK50 - 32-Bit MCU

Download the MVF60NS152CMK50 datasheet PDF. This datasheet also covers the MVF30NN152CKU26 variant, as both devices belong to the same 32-bit mcu family and are provided as variant models within a single manufacturer datasheet.

Description

6.2.

Features

  • Operating characteristics.
  • Voltage range 3 V to 3.6 V.
  • Temperature range(ambient) -40 °C to 85 °C.
  • ARM® Cortex® A5 Core features.
  • Up to 500 MHz ARM Cortex A5.
  • 32 KB/32 KB I/D L1 Cache.
  • 1.6 DMIPS/MHz based on ARMv7 architecture.
  • NEON™ MPE (Media Processing Engine) Coprocessor.
  • Double Precision Floating Point Unit.
  • 512 KB L2 cache (on selected part numbers only).
  • ARM Cortex M4 Core features.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MVF30NN152CKU26-NXP.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MVF389A1T SAW filter SHOULDER ELECTRONICS

Other Datasheets by NXP Semiconductors

Part Number Description
MVF60NS152CMK40 32-Bit MCU
MVF60NN152CMK40 32-Bit MCU
MVF60NN152CMK50 32-Bit MCU
MVF61NN152CMK50 32-Bit MCU
MVF61NS152CMK50 32-Bit MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NXP Semiconductors Data Sheet: Technical Data Document Number VYBRIDFSERIESEC Rev. 10, 08/2023 VF6xx, VF5xx, VF3xx Features • Operating characteristics – Voltage range 3 V to 3.6 V – Temperature range(ambient) -40 °C to 85 °C • ARM® Cortex® A5 Core features – Up to 500 MHz ARM Cortex A5 – 32 KB/32 KB I/D L1 Cache – 1.6 DMIPS/MHz based on ARMv7 architecture – NEON™ MPE (Media Processing Engine) Coprocessor – Double Precision Floating Point Unit – 512 KB L2 cache (on selected part numbers only) • ARM Cortex M4 Core features – Up to 167 MHz ARM Cortex M4 – Integrated DSP capability – 64 KB Tightly Coupled Memory (TCM) – 16 KB/16 KB I/D L1 Cache – 1.