Datasheet4U Logo Datasheet4U.com

HEF4520B - Dual binary counter

Description

The HEF4520B is a dual 4-bit internally synchronous binary counter.

The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0 to O3) and an active HIGH overriding asynchronous master reset input (MR).

📥 Download Datasheet

📁 Similar Datasheet

  • HEF4520B - Dual binary counter (nexperia)
  • HEF4520B-Q100 - Dual binary counter (nexperia)
  • HEF4520BT - Dual binary counter (nexperia)
  • HEF4521B - 24-stage frequency divider and oscillator (nexperia)
  • HEF4528-Q100B - Dual monostable multivibrator (nexperia)
  • HEF4528B - Dual monostable multivibrator (Philips)
  • HEF4528B - Dual monostable multivibrator (nexperia)
  • HEF4528B-Q100 - Dual monostable multivibrator (nexperia)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4518B - Dual BCD counter (nexperia)
Other Datasheets by NXP
  • HEF4521B - 24-stage frequency divider and oscillator
  • HEF4522B - Programmable 4-bit BCD down counter
  • HEF4526B - Programmable 4-bit binary down counter
  • HEF4527B - BCD rate multiplier
  • HEF4528B - Dual monostable multivibrator
  • HEF4502B - Strobed hex inverter/buffer
  • HEF4505B - 64-bit/ 1-bit per word random access read/write memory
  • HEF4508B - Dual 4-bit latch

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4520B MSI Dual binary counter Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Dual binary counter DESCRIPTION The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0 to O3) and an active HIGH overriding asynchronous master reset input (MR).
Published: |