Datasheet4U Logo Datasheet4U.com

74AHC138 3-to-8 line decoder/demultiplexer

74AHC138 Description

INTEGRATED CIRCUITS DATA SHEET 74AHC138; 74AHCT138 3-to-8 line decoder/demultiplexer; inverting Product specification Supersedes data of 1999 Mar 31 .
74AHC138; 74AHCT138 The 74AHC/AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).

74AHC138 Features

* ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V
* Balanced propagation delays
* All inputs have Schmitt-trigger actions
* Multiple input enable for easy expansion
* Ideal for memory c

📥 Download Datasheet

Preview of 74AHC138 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74AHC138-Q100 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC138BQ - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC138D - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74AHC138S16 - 3-TO-8 LINE DECODER DEMULTIPLEXER (Diodes)
  • 74AHC138T16 - 3-TO-8 LINE DECODER DEMULTIPLEXER (Diodes)
  • 74AHC132-Q100 - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74AHC132BQ - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74AHC132D - Quad 2-input NAND Schmitt trigger (nexperia)

📌 All Tags

NXP 74AHC138-like datasheet