Datasheet4U Logo Datasheet4U.com

NVT2001 - (NVT2001 / NVT2002) Bidirectional voltage level translator

General Description

The NVT2001/02 are bidirectional voltage level translators operational from 1.0 V to 3.6 V (Vref(A)) and 1.8 V to 5.5 V (Vref(B)), which allow bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications.

Key Features

  • Provides bidirectional voltage translation with no direction pin.
  • Less than 1.5 ns maximum propagation delay.
  • Allows voltage level translation between:.
  • 1.0 V Vref(A) and 1.8 V, 2.5 V, 3.3 V or 5 V Vref(B).
  • 1.2 V Vref(A) and 1.8 V, 2.5 V, 3.3 V or 5 V Vref(B).
  • 1.8 V Vref(A) and 3.3 V or 5 V Vref(B).
  • 2.5 V Vref(A) and 5 V Vref(B).
  • 3.3 V Vref(A) and 5 V Vref(B) Datasheet pdf - http://www. DataSheet4U. net/ www. DataSheet. co. kr NXP Semiconductors NVT2001; N.

📥 Download Datasheet

Datasheet Details

Part number NVT2001
Manufacturer NXP Semiconductors
File Size 294.40 KB
Description (NVT2001 / NVT2002) Bidirectional voltage level translator
Datasheet download datasheet NVT2001 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet.co.kr NVT2001; NVT2002 Bidirectional voltage level translator for open-drain and push-pull applications Rev. 2 — 26 October 2011 Product data sheet 1. General description The NVT2001/02 are bidirectional voltage level translators operational from 1.0 V to 3.6 V (Vref(A)) and 1.8 V to 5.5 V (Vref(B)), which allow bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications. Bit widths ranging from 1-bit or 2-bit are offered for level translation application with transmission speeds < 33 MHz for an open-drain system with a 50 pF capacitance and a pull-up of 197 . When the An or Bn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the An and Bn ports.