UPD4564323 - 64M-bit Synchronous DRAM 4-bank/ LVTTL

Datasheet Details

Part number	UPD4564323
Manufacturer	NEC
File Size	1.02 MB
Description	64M-bit Synchronous DRAM 4-bank/ LVTTL
Datasheet	UPD4564323_NEC.pdf

The µPD4564323 is a high-speed 67,108,864-bit synchronous dynamic random-access memory, organized as 524,288 words × 32 bits × 4 banks.

Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge.
Pulsed interface.
Possible to assert random column address in every cycle.
Quad internal banks controlled by BA0 and BA1 (Bank Select).
×32 organization.
Byte control by DQM0, DQM1, DQM2 and DQM3.
Programmable Wrap sequence (Sequential / Interleave).
Programmable burst length (1, 2, 4, 8 and full page).
Programmable /CAS latency (2.

📁 UPD4564323 Similar Datasheet

UPD4564163 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
UPD4564441 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
UPD4564841 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
UPD4503B - Hex 2 State Buffer (ETC)
UPD4516161D - 16M Bit Synchronous DRAM (Elpida)
UPD458 - Fully Decoded 8192-Bit Electrically Erasable and Programmable ROM (NEC Electronics)
UPD4066B - Quad Analog Switch / Miltiplexer (ETC)
UPD41256 - 262144 Dynamic NMOS RAM (NEC Electronics)

Other Datasheets by NEC

Published: Apr 17, 2005 |