Datasheet4U Logo Datasheet4U.com

V62C18164096 - 256K x 16/ CMOS STATIC RAM

General Description

The V62C18164096 is a 4,194,304-bit static random-access memory organized as 262,144 words by 16 bits.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Key Features

  • s s s s s s s s High-speed: 85, 100 ns Ultra low CMOS standby current of 2µA (max. ) Fully static operation All inputs and outputs directly TTL compatible Three state outputs Ultra low data retention current (VCC = 1.0V) Operating voltage: 1.8V.
  • 2.3V Packages.
  • 48-Ball CSP BGA (8mm x 10mm).

📥 Download Datasheet

Datasheet Details

Part number V62C18164096
Manufacturer Mosel Vitelic Corp
File Size 51.73 KB
Description 256K x 16/ CMOS STATIC RAM
Datasheet download datasheet V62C18164096 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
V620ZA05P Varistors Littelfuse
V621ME01 OSCILLATOR Z-Communications
V621ME01-LF OSCILLATOR Z-Communications
V621ME07 OSCILLATOR Z-Communications
V621ME20 OSCILLATOR Z-Communications

Other Datasheets by Mosel Vitelic Corp

Part Number Description
V62C1801024L Ultra Low Power 128K x 8 CMOS SRAM
V62C1802048L Ultra Low Power 256K x 8 CMOS SRAM
V62C1804096 512K X 8/ CMOS STATIC RAM
V62C1161024L Ultra Low Power 64K x 16 CMOS SRAM
V62C1162048L Ultra Low Power 128K x 16 CMOS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOSEL VITELIC V62C18164096 256K x 16, CMOS STATIC RAM PRELIMINARY Features s s s s s s s s High-speed: 85, 100 ns Ultra low CMOS standby current of 2µA (max.) Fully static operation All inputs and outputs directly TTL compatible Three state outputs Ultra low data retention current (VCC = 1.0V) Operating voltage: 1.8V – 2.3V Packages – 48-Ball CSP BGA (8mm x 10mm) Description The V62C18164096 is a 4,194,304-bit static random-access memory organized as 262,144 words by 16 bits. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.