V53C516405A - 4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM

Product Overview

Mosel Vitelic Corp

Part number	V53C516405A
Manufacturer	Mosel Vitelic Corp
File Size	170.88 KB
Description	4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM
Datasheet	V53C516405A Datasheet
Additional preview pages of the V53C516405A datasheet.

The V53C516405A is a 4,194,304 x 4 bit highperformance CMOS dynamic random access memory.

s 4M x 4-bit organization s EDO Page Mode for a sustained data rate of 50 MHz s RAS access time: 50, 60, 70 ns s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh, Hidden Refresh s Refresh Interval: 4096 cycles/64 ms s Available in 24/26-pin 300 mil SOJ, and 24/26-pin 300 mil TSOP-II s Single +5 V ±10% Power Supply s TTL Interface.

📁 Similar Datasheet

V53C104 - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)
V53C104A - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)
V53C104B - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)
V53C104D - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)
V53C104F - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)
V53C104H - Ultra-High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)
V53C16258SH - HIGH PERFORMANCE 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM SELF REFRESH (Mosel Vitelic)
V53C1664H - High Performance Fast Page Mode Dual Cas CMOS Dynamic RAM (Mosel-Vitelic)

Other Datasheets by Mosel Vitelic Corp

Published: Apr 16, 2005 |