Datasheet4U Logo Datasheet4U.com

M66220SP - 256 x 8-BIT MAIL-BOX

Description

The M66220 is a mail box that incorporates a complete CMOS shared memory cell of 256 × 8-bit configuration using high-performance silicon gate CMOS process technology, and is equipped with two access ports of A and B.

Features

  • Memory configuration of 256 × 8 bits High-speed access, address access time 40ns (typ. ) Complete asynchronous accessibility from ports A and B Completely static operation Built-in port arbitration function Low power dissipation CMOS design 5V single power supply Not Ready output pin is provided (open drain output) TTL direct-coupled I/O 3-state output for I/O pins M66220SP/FP.

📥 Download Datasheet

📁 Similar Datasheet

  • M66282FP - 8192 x 8-Bit Line Memory (Renesas)
  • M66291GP - ASSP (USB2.0 Device Controller) (Renesas)
  • M66291HP - ASSP (USB2.0 Device Controller) (Renesas)
  • M66 - IMPLE MELODY GENERATOR (Micro Electronics)
  • M660 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
  • M660-01 - Voltage Controlled SAW Oscillator (Integrated Circuit Systems)
  • M660-02 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
  • M66004M6FP200D - C-MOS 7 Segments Fluorescent Display Controller (ETC)
  • M66013FP - 8-bit I/O Expander (Renesas)
  • M6606 - MSM6606 (OKI)
Other Datasheets by Mitsubishi
  • M66220FP - 256 x 8-BIT MAIL-BOX
  • M66221FP - 256 x 9-BIT MAIL-BOX
  • M66221SP - 256 x 9-BIT MAIL-BOX
  • M66222FP - 128 x 8-BIT x 2 MAIL-BOX
  • M66222SP - 128 x 8-BIT x 2 MAIL-BOX
  • M66230FP - A2RT(ADVANCED ASYNCHRONOUS RECEIVER & TRANSMITTER)
  • M66230P - A2RT(ADVANCED ASYNCHRONOUS RECEIVER & TRANSMITTER)
  • M66235FP - STANDARD CLOCK GENERATOR

Full PDF Text Transcription

Click to expand full text
MITSUBISHI MITSUBISHI 〈DIGITAL 〈DIGITAL ASSP ASSP 〉 〉 M66220SP/FP M66220SP/FP × 8-BIT MAIL-BOX 256256 × 8-BIT MAIL-BOX DESCRIPTION The M66220 is a mail box that incorporates a complete CMOS shared memory cell of 256 × 8-bit configuration using high-performance silicon gate CMOS process technology, and is equipped with two access ports of A and B. Access ports A and B are equipped with independent addresses CS, WE and OE control pins and I/O pins to allow independent and asynchronous read/write operations from/to shared memory individually. This product also incorporates a port adjustment arbitration function in address contention from both ports.
Published: |