M5M4V16G50DFP-10 - 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM

Product Overview

Mitsubishi

Part number	M5M4V16G50DFP-10
Manufacturer	Mitsubishi
File Size	167.55 KB
Description	16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
Datasheet	M5M4V16G50DFP-10 Datasheet
Additional preview pages of the M5M4V16G50DFP-10 datasheet.

The M5M4V16G50DFP is a 2-bank x 262,144-word x 32-bit Synchronous GRAM, with LVTTL interface.

- Single 3.3v±0.3v power supply - Clock frequencies of 125 MHz - Fully synchronous operation referenced to clock rising edge - Dual bank operation controlled by A10(Bank Address) - Internal pipelined operation: column address can be changed every clock cycle - Programmable /CAS Latency (LVTTL: 2 and 3) - Programmable Burst Length (1/2/4/8 and Full Page) - Programmable Burst Type (Sequential / Interleave) - Byte control using DQM0 - DQM3 signals in both read and write cycles - Persistent Write-Pe.

📁 Similar Datasheet

M5M417800AJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417800CJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417800DJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417805CJ - Hyper Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417805DJ - EDO Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M4256AJ-10 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
M5M4256AJ-12 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
M5M4256AJ-15 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)

Other Datasheets by Mitsubishi

M5M4V16G50DFP-12 - 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
M5M4V16G50DFP-8 - 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
M5M4V16169DRT-10 - 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DRT-15 - 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DRT-7 - 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
M5M4V16169DRT-8 - 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

Published: Apr 26, 2005 |